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I. INTRODUCTION
Computer simulations of Phase Locked Loop acquisition times are
easily accomplished for loops using a product type Phase Detector by
treating the detector as a balanced mixer.
Substituting a Phase-Frequency Detector, which has an output
voltage proportional to frequency as well as phase, poses a more
difficult challenge. This paper develops a method for simulating the
output of a Motorola MC12540 Phase-Frequency Detector, and compares its
behavior with the old standard, the phase detector, in a type Two Phase-
Locked Loop.
A block diagram of the proposed model for the phase-frequency
detector is shown in Figure 1. The phase difference between the
reference and feedback phase is input into a sawtooth generator whose
magnitude is frequency dependent. This sawtooth wave is then added to a
frequency dependent DC term to yield the detector output error voltage.
Arguments leading to this model are presented in the next section. The
model is based on both analysis and experimental work.
+REF
SAWTOOTH
GENERATOR
V(F)
.
K
ERROR
D.C.
VOLTAGE
"S'pcp - reference input phase
% - phase of the Voltage Controlled Oscillator
V(F) - frequency dependent magnitude function
K . - detector gain
FIGURE 1) Block Diagram of the Phase-Frequency Detector Model
II. DEVELOPMENT OF A MATHEMATICAL MODEL FOR THE PHASE FREQUENCY
DETECTOR.
The MC12540 has the logic diagram shown in Figure 2 [1] . With two
inputs and two outputs, this circuit can assume up to sixteen possible
states. Analysis has revealed that only twelve of these states are
stable, as shown in Figure 3.
The inputs to the circuit may change in any one of three ways:
R6 may change state
V9 may change state or
both R6 and V9 may change simultaneously.
The state diagram of Figure 4 shows all of the possible transitions
of this circuit. A computer program used to verify this data is listed
in Appendix A. Simultaneous changes of the input may be determined
using Figure 4 by first changing one input and then the other. In all
cases except two, the order in which V9, and R6 are changed using this
chart is unimportant. The circuit always ends up in the same state.
These two exceptions are observed with states '2' and '1*. Here a
simultaneous change always results in a change to state '12*.
From this diagram some clues begin to emerge as to the behavior of
the detector. If V9 changes at a much higher rate than R6, the circuit
will end up spending most of the time in loops 1-5 and 9-13 regardless
of the state it initially started in. In this instance, output Dll will
be high most of the time. Similiarly, if input R6 changes much more
rapidly than V9, the circuit will spend a large amount of time in loops
2-10 and 6-14.
A plot of output voltage vs. phase difference for the case of
coherent frequency lock can be derived using the state diagram of Figure
4.
R6
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FIGURE 2) Logic Diagram of the Motorola MC12540 Phase-Frequency Detector
STATE R6 V9 U4 Dll A B C D F
lino
1 1 10
2 1 10
3 1 1 UNSTABLE
4 1 10 10
5 1 1 10
6 1 1 10
7 1 1 1 UNSTABLE
8 10 1
9 1 1
10 1 10
11 1 1 UNSTABLE
12 1 11
13 1 1 1
14 1 1 10
15 1 1 1 UNSTABLE
FIGURE 3) States of the MC12540
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Assume that the input to R6 is exactly in phase with the input at
V9. This situation is shown in Figure 5a. At time t=0- the circuit
could be in any one of three states. But from the state diagram of
Figure 4 it can be seen that no matter the initial situation, the
circuit will oscillate between states '0' and '12'. No corrective
voltage will be outputed. If the input at R6 were to lag by 90°, Figure
5b shows that the output at pin Dll would be high for 25% of the input
cycle. As the delay at R6 approaches a 180° lag, state '5' (pin Dll
high) appears close to 50% of the time. Note that the circuit is in
state '8' before it drops momentarily into state '0'. At a phase
difference of 180° (Figure 5d) the circuit cycles between state '5' and
'8'. Dll is high 50% of the time. When the input at R6 approaches a
phase delay of 2ir, Dll approaches a 100% duty cycle as shown in Figure
5e. Note that state '1' is approaching the reference at t=0. When the
delay reaches exactly 2ir, Dll has a 100% duty cycle for one cycle
(Figure 5f) but then shuts off as the circuit assumes the original
conditions per Figure 5a.
The graph of Figure 6, showing the output voltage vs. phase
difference for the coherent case, is directly derived from the
preceeding explanation. It should be noted that at any point 8=n2TT
(n=+l, +2, ...) the state of the detector (after it 'goes over the top 1 )
is indistinguishable from the state at 9=0. Therefore if the phase
difference continues to increase, an output similar to the solid lines
(to the right of zero in Figure 6) will occur. However should the phase
difference then begin to decrease, the output will 'slide below' the x
axis at any point which is a multiple of 2ir. A continual decrease in
the phase difference will result in an output similar to the negative
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FIGURE 6) Coherent Output
going peaks of Figure 6 — even if the total phase difference is still
positive. This has been verified experimentally using the circuit shown
in Figure 7.
This bench test also showed that the sawtooth output from the phase
frequency detector completely disappears if the frequency at one of the
inputs of the detector is much greater than the frequency at the other
input. A DC voltage appears in its place. During the transition from a
large frequency difference to a small one, the sawtooth output is
observed to increase in magnitude, and to ride on a decreasing DC
voltage until a low ratio of f-,/f
2 (°r 'j/'i) exists.
A plot of the observed normalized sawtooth magnitude vs. the
frequency ratio f
2
/f - is shown in Figure 8. With the exception of the
spikes at the harmonics , the magnitude decreases in a relatively smooth
curve.
In order to verify that the curve of Figure 8 was not a fluke
caused by the testing set-up, and that the state diagram of Figure 4
will predict this behavior, a computer simulation of this test (see
Appendix B) was developed. This program picks its initial state and
phase delay at random, and then runs through a ten cycle simulation.
The output of the detector is then run through a low pass filter, and
the detected high and low values are stored. The results agree quite
well with the observed behavior, and are also plotted in Figure 8.
Observations were also recorded of the normalized average value of
the output as the frequency ratio was varied. These values are plotted
in Figure 9. Comparison with information given by Rohde [2] shows a
high degree of correlation.
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FIGURE 7) Block Diagram of Circuit used for Bench Test
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FIGURE 9) Average Value of Detector OuDut Voltage
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The curves of both Figure 8 and Figure 9 vary according to the
frequency ratios. The actual frequencies involved are immaterial so
long as they do not cause 'racing' problems within the Phase Detector
IC.
A recap notes the following observed behavior of the detector
output:
1) A phase-difference dependent sawtooth waveform (see Figure 6)
may be used to represent the detector output.
2) The magnitude of the sawtooth depends on the ratio of
frequencies at the inputs of the detector (see Figure 8)
.
3) The average value of the output varies with the ratio of
Since the sawtooth magnitude decreases while the average value
increases, a DC voltage term must be included to account for the
increase in average value. The DC term should equal the difference
between the sawtooth average and the total average value.
Figures 8 and 9 provide sufficient information to derive simple
formulas for both the sawtooth multiplication factor V(f) and the DC
voltage of Figure 1.
The normalized sawtooth average (half of the peak-to-peak value)
closely approximates
v = .5/x where x = f /f.. (f, > £-). (1)
saw 2 12 1
The normalized average value of the detector output (half of the
sawtooth peak-to-peak voltage plus the DC term) closely follows the
following equation:
v = l-.5/x where x = f„/f.. (f, > f.). (2)
ave 2 12 1
Thus , the normalized DC voltage term, V, , may be written as
12
V. - v - v - 1 - 1/x (3)dc ave saw '
It should be noted that the preceeding discussion is based on the
frequency at V9 (f„) being greater than, or equal to the frequency at R6
(f.). A similar analysis for f. > f- shows that the plots of Figures 8
and 9 are valid, except that a negative voltage is outputed.
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III. A SIMULATION OF PHASE LOCKED LOOP ACQUISITION CHARACTERISTICS
A Second Order, Type Two (and Three) Phase Locked Loop has been
used to compare the lock acquistion capabilities of the Phase Detector
with the Motorola Phase-Frequency Detector, in a noiseless environment.
This PLL (see Figure 10) was designed to have a natural frequency, f
,
of 18 KHz and a damping factor of .707, when T =0.
Breaking the block diagram down further into small pieces suitable
for computer simulation results in the diagram of Figure 11. This
diagram, along with previously discussed information, has been used to
write the computer program of Appendix C. This program can simulate the
behavior of both a phase detector, and a phase-frequency detector, in a
phase locked loop.
Two parameters have been varied, and simulations run, in order to
observe their effects on the two types of detectors.
The time constant T represents an extraneous pole that is often
introduced by physical construction techniques. It has been varied from
(resulting in a 2d Order Loop), to .1, .25, and .5 times T_ (making a
3d Order Loop) . Figure 12 shows the peaking in the locked closed loop
power spectrum evident as T, changes the damping factor while moving
towards the origin (see Figure 13)
.
The frequency of the reference input at time t»0 has been varied by
a frequency step function. Steps of f , 2f , 4f , and lOf have been
simulated.
The graphs of the detector error voltage from Figure 14 to 21 tell
the story. A PLL with a phase-frequency detector has far superior
acquisition properties, especially at high values of Af (compare Figure
17 with Figure 21). Two factors account for this. First, the average
14
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value of the phase detector output is approximately zero, and its nega-
tive incursions tend to slow it down. The phase-frequency detector can
have an average value of 50Z of full scale (irK,) even with an offset
a
frequency of only 1 hertz. Additionally, the phase-frequency detector
is capable of higher peak voltages given equal values of detector gain,
V
The phase-frequency detector is also much less susceptible to
factors affecting loop stability—in this case, a third pole approaching
the origin. The phase-frequency detector, with its higher peak voltage
capability, compensates by increasing its output voltage swing, whereas
the phase detector, which in many cases is already outputing voltage
peaks at its maximum, may often only compensate by increasing acquisi-
tion time.
The computer simulation of Appendix C is capable of providing
accurate data so long as a few points are not ignored.
First, with a phase-frequency detector installed, this loop will
eventually lock to any finite frequency step. If a very large jump
occurs, the phase-frequency detector will output a DC voltage near 2irK,
.
d
The ideal integrators (Figure 11) will, given a long enough period of
time, reach high enough values so that the voltage provided to the
voltage controlled oscillator will be sufficiently high enough to drive
it to its new value. In practice, power supply considerations would
dictate a limit as to the allowable error voltages that may be applied
to the VCO.
This effect can be easily included in the simulation by placing a
ceiling on the allowable output values of the integrators.
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*Second, this simulation assumes both VCO gain (K ), and detector
gain (Kj) are linear over all frequency ranges concerned (from 180 KHz
—
the reference input—to 360 KHz for the graphs shown) . Any nonlinear-
ities as the frequencies change, would need to be included for a more
accurate model.
Computer induced roundoff errors may begin to appear if the
simulation is run over long time periods. Steps have been included in
the program to reduce these errors (taking advantage of the periodicity
of the detectors, and using double precision variables). However it
should be noted that the values of the intermediate integrators may not
be changed during the program run without disrupting the simulation.
Over a long run, as the values in the integrators continue to increase
and are continually added to a small relatively decreasing increment, a
point will eventually arrive at which the precision deteriorates. Runs
of up to 10 msec have been simulated without the above phenonmenon
becoming evident.
Finally, it should be realized that the plots of the phase-
frequency detector error voltages (Figures 18-21) derived from the
proposed model are not what one would view if an oscilloscope was
connected to an actual phase-frequency detector. Physical observation
would reveal positive and negative going pulses at the output of the
differential amplifier (Figure 7) . However, as the model represents the
average value of the detector output, the lock acquisition times shown
will be accurate.
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IV. CONCLUSIONS
A mathematical model of the behavior of a MC12540 phase-frequency
detector has been derived in Section III. This model has been used in
a low pass equivalent circuit to simulate the behavior of a PLL during
acquisition and tracking modes. Plots of the detector error voltage
clearly show that a PLL utilizing a phase-frequency detector acquires
frequency and phase lock much faster than a similar PLL using a product
type phase detector.
Using the phase frequency detector simulator developed here, lock
acquisition times, and the effects of circuit changes to PLL's may be
accurately predicted for loops using an MC12540.
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VI. APPENDICES
APPENDIX A
This computer program was used to predict the state diagram of the
MC12540 PF detector.
The user inputs the initial values of R6 and V9. The program will
then output the current state of the circuit, return to the start, and
ask for the situation after the first change.
55
1 0PEN4,4:CMD4:UST:PRINT»4:CL.0SE4
19 A-l :S-1
28 INPUT"R4,Y9* ;R4,V?
39 A-N0TCR6 OR U4)AND 1
69 B-NOTCU9 OR 01>ANO 1
78 IFA-9 AND F-l THEN D-l
38 I FA- 1 AND F-8 THEN D-8
?8 IFA-1 AND F-l THEN D-INT< RNDC8 > .3)
199 IFB-1 AND F-l THEN C-INT< RND<0) .5)
1 1 9 I FB- 1 AND F-8 THEN C-9
128 IFB-0 AND F-l THEN C-l
138 F=NOT<A OR S OR C OR D)AND 1
140 IJ4-NOT':a OR D OR F)AND 1
138 Dl-NOTCB OR C OR F)ANO 1
1*0 IFAT-A AND BT-8 AND CT-C AND DT-0 AND FT-F ANO UT-U4 ANO RT-Ol THEN 130
1 79 AT-m j BT-8 : CT-C : DT-0 : FT-F : UT-U4 : RT-0 1 : G0T038
130 U0-U4+U0: DO-Ol +00 lN-N+1
1 99 PRINT" STATE" R6»8*V9»4*U4*2+01 ;*»"A;B;C;D;F: Q0T02I
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APPENDIX B
This program is designed to precisely model the circuit of Figure
7.
The input (f.) at V9 has a frequency of 1 KHz and a 100 step cycle.
By varying the number of steps of the input at R6, its input frequency
— equal to:
(100 steps/cycle) (1000 cycles/sec)/^ of steps at R6)
can be user selected. The initial state of the MC12540, and the phase
lag twixt the two inputs, are randomly selected. The computer then
begins iterating, switching the inputs (R6 and V9) at the appropriate
times. The output of the PF detector is fed to an ideal Differential
Amplifier (line 190) which outputs a +10, 0, or -10 voltage depending
upon the output of the detector. The differential amp output is then
fed to a low pass filter (200-230). After an appropriate 'settle down'
time—in case the initial randomly chosen state is in the wrong place
—
the output is monitored and the high and low values stored (lines 250
and 260).
So long as the input square waves 'slide across' each other so that
the phase delay between the two varies over 2ir, accurate readings of the
sawtooth peaks can be obtained. Choosing a multiple of 100 or a number
that divides into 100 without a remainder (such as 50) will 'freeze' the
phase difference to that initially selected by the computer, and result
in misleading data.
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6 M-l :LP-3:HP—
3
3 DIMSU2) ,R<12) ,V<12> ,U<12) ,D<12) ,AA<12) ,88< 1 2) ,CCU2) , DD< 1 2) ,FF<12)
19 DIM RS<1888) ,VS<1800) ,US<1000) ,DS< 1888) .10(1800)
12 F0RJ-1T012:READS( J) ,R<J) ,V(J) ,U( J) ,D<J) ,AA( J) ,8B( J) ,CC(J) ,DD(J) ,FF<J) :NEXT
13 REM PICK INITIAL STATE AT RANDOM
14 SS-INT(RND(0)*12)+1
16 Sl-S(SS) :R6-R(SS) :y9=V(3S) :U4-U(S3) :D1=0(33) :A-AA(3S) :B-8B(S3) :C-CC(33)
13 D-OD(SS) :F»FF(S3)
29 PRINT-NUMBER OF STEPS OF R6 INPUT 190 STEPS 13 ONE CYCLE OF U?"
22 INPUT NS:PRINT"THE R6 INPUT (Fl) HAS A FREQUENCY OF "1E+03/NS" HERTZ"
24 N2=NS/2:PO-INT(RND(0)*N2)+1 :PRINT"PHASE LAG- "PD" STEPS"
3? IFF2=50THENF2=8:V9-NOT(V9) AND 1:SK-1
40 IFF1-PDTHEN R6=N0T( R6)AND 1 :P0=1 999*PD : Fl=8 :3K-1
45 IFF1=N2THEN R6=N0T< R6)AND l:Fl-9:SK«t
47 IF SK-1THENSK-0:GOTO50
48 G0T0138
50 a-not<:r6 or u4)and i
69 b-n0t(u9 or ddand 1
79 IFA-8 AND F-l THEN 0-1
39 IFA-1 AND F-8 THEN D-0
99 IFA-1 AND F-l THEN D=INT( RNO< 8 ) + . 5)
190 IFB-1 AND F-l THEN C-INT<RND( 9) + .5)
118 IFB-1 AND F-8 THEN C-8
120 IFB-0 AND F-l THEN C-l
139 F-NOT(A OR 8 OR C OR D)AND 1
149 U4-N0TCA OR D OR F)AND 1
139 D1=N0T(B OR C OR F)AND 1
168 IFAT-A AND BT-8 AND CT-C AND DT-D AND FT-F AND UT-U4 AND RT-01 THEN 138
1 79 AT=A : BT=8 : CT-C : DT-0 : FT-F : UT-U4 : RT-01 : G0T058
138 N-N+l :F1=F1+1 :F2-F2+1
185 REM INTEGRATOR SIMULATION
199 VI=01*19-U4*18
209 AK-VI-961 .6*8L
218 3K=AL*18E-86+BL
228 yO=8K»438.3
238 AL-AK:BL=8K
240 U0=U0+U4:D0-00+Dt
258 IFNM589AND YOHPTHENHP-UO
268 IFNM599AND V0(LPTHENLP-V0
270 GETL*; I FL *-"<:??> "THEN GOSUB7980
273 'JA-VA+UO : REM USE TO FIND V.AYE
230 TE-N/180
286 IFTE-INT(TE)THENI0(M)=V0:PRINTM;U0;D0;V0:M=M+1
288 IFN-100000THENGOSUB7888
299 G0T039
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3989 DATA 3.9.3.3,9,1,1,9,0,13
S8 1 9 OATA 1,9,3,3,1,1,9,9,9,9
59 20 OATA 2,9,9,1,3,3,1,9,0,9
S938 DATA 4,3,1,9,8,1,9,1,3,8
3948 DATA 3,8,1,8,1,1,3,3,3,9
3938 DATA 4,8,1,1,3,8,3,1,8,8
3968 DATA 3,1,3,8,8,8,1,3,1,8
3379 DATA 9,1, 9, 3, 1,3, 3, 8, 1,8
38 73 DATA 19,1,8,1,3,8,1,3,0.8
38S9 DATA 12,1,1.8,8,8,8,1,1,3
3898 DATA 13,1,1,8,1,3.8,8,1,3
3198 OATA 14,1,1,1,9,3,8,1,3,0
7998 ijETG*: IFG*<>" <??J M THEN79i!)«
7919 FCRA3-1T01988 :PRINTA3; I0<A3) :NEXT
"913 :FN»ie8888THENENO
79 29 RETURN
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APPENDIX C
This program simulates a high frequency PLL via its low pass
equivalent circuit.
The system under test starts in an ideal phase and frequency locked
condition. The perfect phase matchup between the VCO and the reference
input results in no corrective output voltage from the phase or phase-
frequency detector. As a result, all the integrators of Figure 11 have
zero values
.
The reference frequency (line 40) is at 180 KHz unless another
value is desired.
After the user selects the type of detector, the frequency step at
t=0, and the value of the time constant, T_, the required sampling
interval is calculated (around line 680). The smallest of the following
becomes the sampling interval T :
1. runlength/4000 sample points
2. .1/frequency offset (this insures a minimum of 10 samples per
cycle—well above the Nyquist rate—are taken)
3. a value ten times smaller than the T. time constant
4. a value 100 times smaller than the T. time constant.
Number 3 is important because 1/T, is the feedback gain of filter 1
(see Figure 11). If the feedback is too large, the incoming error
voltage will be completely obliterated, resulting in Z(s) alternately
becoming a large negative and larger positive number each iteration.
Check number 4 establishes the maximum allowable sampling interval,
sufficiently small to insure the 1/T. gain in filter 2 does not cause
any wild swings
.
Line 800 calculates the ratio of:
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(reference freq. at t«0+)/[(VCO freq. at t«0-)+(any changes to VCO freq.)]
in other words, fj/f-j^ The value of the DC voltage 'black box' (see
Figure 1) is then calculated.
The sawtooth waveform of Figure 6 is periodic over 2ir. The
sawtooth alogrithm operates over a +2ir range (the darker part of Figure
6). The phase difference is divided by 2ir to yield a number (SI) which
represents the number of revolutions the phase difference has advanced
(line 855). If the phase difference has advanced past 2tt, it is reduced
by 2it. SI (at this point always less that |l|), is then multiplied by
2ttKj to yield the value of the sawtooth under coherent (frequency
locked) conditions. If frequency lock has not yet been achieved, the
sawtooth value is decreased proportionally to the frequency ratio (line
990). The PF detector error output, which is the sum of the DC term and
the sawtooth term, is then calculated (line 1010) and applied to the
remainder of the PLL.
After processing by the filters and the VCO (compare Figure 11 with
page 65, BL, CL, and YL are values of BK(s) , CK(s), and YK(s) respec-
tively, one turn ago) the current VCO frequency offset from time t-0 is
calculated via the equations:
*? A6
e
n
~
6
n-lAf
" 2^F " ~27t— (*)
8
If the VCO phase has advanced past lOir it is shifted to zero, and
the reference input also reduced accordingly. A(s) is not affected by
this operation, which is designed to keep the phase values manageable so
roundoff error will not affect line 780.
K
** « a ^
At any point in the simulation 9 (s) 6
, (s) + A9 , where A6n n-1 n-1 n-1
'v
T
s
JK
n-l (s) * If at iteration n, 9n (s) is reduced to zero, the value of
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6
+
,(s) at the next iteration is computed by 8
., (s) - 6 (s) + A6 (s)
A6 (s). The value of the int
ingly (see line before 1140).
egrator at CK(s) must be reduced accord-
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DIMENSION C8M000)
REAL K0»KV-KD»K2jK
DOUBLE PRECISION REFTN- JKt YL • BL»CL- YK »BK t CK
REFIN-O.
T"0.
THETAHAT=0.
DH»0.
A«0.
AL=>0.
TT=0.
BL-O.
CL=0.
Dl. »0.
YL'O.
TL==0.
P2-2.*3. 1413927
SI-1.
Tl=?.824E-04
T2=1.25E-05
K2»2.E+06
KV =P2tK2
TENP1*P2*5.
Bl'KV/Tl
N=l
K»l
VM»P2
c
c
40 TYPE 'INPUT REFERANCE FREQUENCY AT T = 0-'
TYPE 'ENTER A '0' FOR 180KHZ REFERANCE i OR '
TYPE 'ENTER A '1' FOR SOMETHING DIFFERANT
ACCEPT IREF
IF(1REF.6T.1.0R.1REF.I.T.O)GOT040
IF<IREF,E0.1Hi()T043
FR-180000.
Goroso
43 TYPE' '
TYPS 'ENTER PES1REU REFERANCE CS VCO) FREQUENCY'
ACCEPT FR
30 FH-'FR
TYPE'PHASE (1) OR PHA8E-FRE0UENCY (2) DETECTOR DESIRED'
ACCEPT DT
IF<UT.NE. 1 . . ANU.UT.NE.2. )G0T050
133 TYPE' INPUT FREQUENCY STEP AT T--=0-'
ACCEPT MY
IF'IlF.LT .-FR)G0T0185
FR^FR+DF
TYPE 'ENTER VALUE OF T3 IN TERMS OF THE RATIO OF T3/T2'
TYPE" A '0' IMPLIES NO T3'
TYPE' A VALUE <1 IMPLIES 13 'S ROOT LIES TO THE LEFT OF T2'S'
TYPE* A VALUE >1 IMPLIES T3 ' S ROOT LIES TO THE RIGHT OF T2'S"
370 ACCKPT RT
IF(RT .LT,0. ) HOT 0870
T3*T2*RT
630 «<=0F*P2
C
n
c
c
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cc
c
c
C
c
c
c
c
c
680
748
C
c
750
760
C
c
c
c
c
770
780
790
C
c
c
800
310
940
C
CALCULATE CORRECT SAMPLING INTERVAL BASED ON VALINE OF
OK FREUUENCY STEP (8F>i T2'S ZERO. AND T3 ' S POLE.
4000 SAMPLE POINTS ARE TO BE STORED AND PLOTTED.
TV-.l
TYPE" INPUT DESIRED LENGTH OK RUN IN SECONDS'
ACCEPT RL
TS»RL/4000.
D2=»AB3(TV/DF)
IF<D2.LT.TS)N»TS/H2+1 .
IF(B2.LT. IS)TS«02
IF<T3.QT.<2.*TS> .0R.13.EQ.0. > G0T0748
TS--T3/10.
N-RL/TS/4000.+1.
TYPE ' *
IFCTS.LT, 1.25E-07)G0T0750
TS=1.23E~07
M=RL/TS/4000.+1.
TYPE'SAMPLING INTERVAL JS'.TS
TYPE'KHAT IS LOWER VHAN P. REFERrtNCE 8Y , DF < 'HERTZ'
TYPE'THERE ARE' »N. SAMPLES PER POINT'
B2--U./TS/P2
SIMULATION COMMENCES HERE
DO 1150 J»1»N
IF<K . (JT . 1 )REFIN»REFIN+H»TS
AaREFIN-IHETAHAT
IF(l)r.E0.1,)G0TQ850
CALCULATE MALUE OF DC TERM
FF=FR/(FH+DH)
IF<FF.LI' . t . )O0T084O
VD-<1 . -1
.
/FF)*VM
9OTQ8S0
L'0"-< 1-FF)*VM
3AUT00TH ALQORITHM: THE PHASE DIFFERENCES ARE KEPI
4ITHIN +- ::PI HERE
S50
355
385
S?0
c
r
>:
TT=A-AL+TT
st-»rr/P2
IF(31 , I.T.O. >S1"-1 .
Rv-iNr(Si*:>i )
IFCRV.LT. 1 )G0T0885
Tr--=rr-s.t*P2
GOT0855
IF<0r.EQ,2. )G0T08?0
ER--SIN(TT )
GOTOVAO
0U-'S1*UM
64
ur.
c
960 SI-1.
IF<DT.EQ.1.>G0T01012
990 IF(FF.Qr,t , >0U*0U/FF
IF<FF.LT.l . )0U-0U*FF
1010 er-qu+vd
C
C INTEGRATION SIMULATION STARTS HERE
C
1012 IF(RT.EQ.0.)G0UU019
Z=ER-YL/T3
YK=>YL+ZtTS
GS'YL/T3
GOT01020
1019 BS^ER
1020 -BK"GS*TS+BL
JK-<BL+T2*G3)/T1
CK=CL+TS*JK
THE1'AHAT=CL«KW
DH»<1HETAHA1-TL)*B2
bl=bk
CL'CK
YL = YK
T=TS*K
K =KM
C
C MODIFY VALUES OF THETA 10 MINIMIZE ROUND-OFF ERROR
C
IF ( ABS < THETAHA T > , LT . Tb"HP I ) GOT 01 J 4
T0TAL='THETAHAT
THE! AHA! =-0.
REFIN'REFIN-TOTAL
CL-JKXTS
1140 rL-rHETAHAT
IF'NU.EQ. 1)00101160
1150 CONTINUE
C
C
C OUTPUT
c
c
1160 ES! NU)-ER
NU»NU+1
IF(NU.GT.4000)GOT01200
30 TO 770
1200 TYKE' VINE OF RUN »'»T
TYl-E'ERROR AT ABOVE TIME IS* >ES ( 4000
)
CALL 0PEN<3> 'LOCKPTS.
"
> 3 » 16000. 1ERR
)
CALL. URITRV)<3»l>E8r If IERR)
.ALL CL0SE<3» I ERR)
END
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APPENDIX D
This program finds the closed loop power response s Q (f ) . The
o
spectrum of the input signal is flat with magnitude 1.
The user selects the value for the constant T- and the desired
portion of the spectrum to observe. The program uses the closed loop
response, which is of the form:
K T_ K
.
v 2 _v
e(jw) li li
6(jw) K T K
qv) 3t + aw) 2 +^_i + -y.
J £
x
1
1
by squaring and determining the magnitudes of the numerator and
denominator. The quotient of the two yields the value of the power
spectrum at the particular frequency.
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r.
c
C MAGNITUDE/PHASE RESPONSE OF PLL <J . 6
INTEGER DF
REAL MAG<3000>
REAL LFB.KD»KV»KOfMNU»HDN.K
COMPLEX NUrDNr CMPLXr S
Tl=9.824E-04
T2=1.25E-05
K'J = 2.*3. 14159*2. E + 06
TYPE'ENTER VALUE OF T3 IN TERMS OF THE RATIO OF T3/T2"
TYPE'A '0' IMPLIES NO T3*
TYPE'A VALUE <1 IMPLIES T3'S ROOT LIES TO THE LEFT OF T2'S'
TYPE'A VALUE >1 IMPLIES T3'S ROOT LIES TO THE RIGHT OF T2'S
10 ACCEPT RT
IF(RT,LT.O. )GOT010
T3=T2tRT
TYPE"T3 =" »T3
22 TYPE* INPUT LOU FREQUENCY BOUNDARY-
ACCEPT LFB
TYPE" INPUT HIGH FREQUENCY BOUNDARY"
ACCEPT HFB
DF=(HFB-LFB)/3000.
25 K'KV/Tl
A1N=K*T2
A1D=AIN
F = LFB
N =
10 U=F*2.*3. 14159
N=N+1
S=CMPLX(0. iU)
NU=<S*A1N+K)**2
MNU = S0RT.'REAL(NU)**2 +AIMAG<NU)**2;
DN=(T3*S**3+S**2+A1D*S+K>**2
MDN=SQRT':REAL(DN)**2 +AIMAG<DN)**2)
MAG(N)=MNU/hDN
F=F+DF
IF(N.EQ.1)TYPE MAG(1 > iMNUiMDN
IF(N.EQ.1000)TYPE MAG(IOOO)
IF(N.LT.3000)G0T030
CALL 0PEN(3» "PLLPLOT. " .
3
t 12000 i I ERR )
CALL URITRU(3.1»MAGf l.IERR)
CALL CL0SEC3.IERR)
END
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ABSTRACT
A model is developed for the phase-frequency detector commonly used
in phase-locked frequency synthesizers. The model is based on both
analytical and experimental results obtained for the Motorola MC-12540
integrated circuit detector.
This thesis presents the supporting arguments which lead to the
mathematical model and shows the results obtained when the model is used
in a computer simulation of a phase-locked loop (PLL) . The examples
given show a comparison of the acquisition and tracking characteristics
of a PLL which uses a phase-frequency detector with those of a PLL which
uses a conventional product type phase detector.
